Skip to main content

High Court of Punjab & Haryana Recruitment of 327 Clerk


Society for Centralized Recruitment of Staff in Subordinate Courts, High Court of Punjab & Haryana has issued a notification for the recruitment of 327 Clerk vacancies in Subordinate Courts of Haryana. Eligible candidates can apply online from 26-12-2016 to 23-01-2017 by 11.59 PM. Other details like age limit, educational qualification, selection process, application fee & how to apply are given below…
Punjab & Haryana High Court Vacancy Details:
Total No.of Posts: 327
Name of the Posts: Clerk
1. Gen: 133 Posts
2. SC/ ST of Haryana: 73 Post
3. BC of Haryana: 66 Posts
4. PHC of Haryana: 05 Posts
5. ESM: 50 Posts
Age Limit: Candidates age should be between 18-42 years for General, 18-47 years for SC/ ST, BC of Haryana, 18-45 for In Service Employees  as on 01-01-2016
Educational Qualification: Candidates should possess a degree of Bachelor of Arts or Bachelor of Science or equivalent thereto from a recognized university, should have passed matriculation examination with Hindi as one of the subject and must have proficiency in operation of computers (word processing and spread sheets).
APPLY ONLINE 

http://www.sssc.gov.in/postapplyHR16.aspx?enc=wBrHyVLI0AVtawjRgSt3lTLZ8VT5EX/+DeOZrsH/GMKYPV4oMC9po2Tli0qIksOk

MORE DETAIL HERE http://www.sssc.gov.in/Advertisement-HC/finaladvhry16.pdf

BEST BLOG BY UNIQUE GROUP FOR SARKARI NAUKRI,www.uniqueinstitutes.org ,shailesh pathak

Comments

Nick said…
There are many alternative solutions for Back pain such as tens unit
which are available to buy and I’ve recently posted a blog about it, visit here medicalguru101.com
B. Dixon said…
Thank you for taking the initiative to share this post, qualified candidates can now make their way to submit their papers and may the best candidate win. All the best to all the applicants.

Popular posts from this blog

kurukshetra university syllabus engg 3rd ,4th sem

B.Tech 3rd Semester MATH-201 E MATHEMATICS - III L T P Theory : 100 Marks 3 1 - Sessional : 50 Marks Total : 150 Marks Duration of Exam : 3 Hrs. UNIT – I Fourier Series : Euler’s Formulae, Conditions for Fourier expansions, Fourier expansion of functions having points of discontinuity, change of interval, Odd & even functions, Half-range series. Fourier Transforms : Fourier integrals, Fourier transforms, Fourier cosine and sine transforms. Properties of Fourier transforms, Convolution theorem, Perseval’s identity, Relation between Fourier and Laplace transforms, Fourier transforms of the derivatives of a function, Application to boundary value problems. UNIT-II Functions of a Complex Variables : Functions of a complex variable, Exponential function, Trigonometric, Hyperbolic and Logarithmic functions, limit and continuity of a function, Differentiability and analyticity. Cauchy-Riemann equations, Necessary and sufficient conditions for a function to be analytic, Polar form of the …

kurukshetra university syllabus engg ist sem ,2nd sem

MATHEMATICS-I (COMMON FOR ALL BRANCHES) L T P Theory: 100 Marks 4 1 - Sessional: 50 Marks Total: 150 Marks During of exam : 3 Hrs. UNIT-I Applications of Differentiation : Taylor’s & Maclaurin’s series, Expansion by use of known series, Expansion by forming a differential equation, Asymptotes, Curvature, Radius of Curvature for Cartesian, Parametric & polar curves, Centre of curvature & chord of curvature, Tracing of Cartesian & polar curves (standard curves). UNIT – II Partial Differentiation & its Applications : Functions of two or more variables Partial derivatives, Total differential and differentiability, Derivatives of composite and implicit functions, change of variables. Homogeneous functions, Euler’s theorem, Jacobian, Taylor’s & Maclaurin’s series for functions of two variables (without proof), Errors and approximations, Maxima-minima of functions of two variables, Lagrange’s method of undetermined multipliers, Differentiation under the integral sign.…

syllabus of kUK ENGG ELECTRONICS 7TH ,8TH

B.TECH VIIth SEMESTER VLSI DESIGN (ECE-401E) L T P Theory : 100 3 2 - Sessional : 50 Time : 3Hrs UNIT 1 : NMOS & CMOS Fabrication Process Sequence, Basic electrical properties of NMOs & CMOS inverters, MOS Design Process : Stick Diagram & Design rules. UNIT 2 : Delay in MOS Circuits, Scaling of MOS Circuits, Some design examples, inverter, NAND gates, Multiplexer, Logic Function Block. Introduction to physical design of IC’s Layout rules & circuit abstractor, Cell generation, Layout environments, Layout methodologies, Packaging, Computational Complexity, Algorithmic Paradigms. UNIT 3: Placement : Partitioning, Floor planning, Placement. Routing : Fundamentals, Global Routing, Detailed Routing, Routing in FPGA’s. UNIT-4: Performance issues in Circuit Layout : Delay models, Timing Driven placement,TimingDrivenRouting,Via Minimization, Power Minimization, other issues. NOTE: The question paper shall have eight questions in all organized into four sections, each section ha…