Skip to main content

62907 posts IN RAILWAY GROUP D 2018

Government of India, Ministry of Railways, Railway Recruitment Boards has advertised a  notification for the recruitment of 62907 Group ‘D’ vacancies

  • Vacancies :  62907 posts (UR-31889, OBC-16502, SC-9453, ST-5061) (Ex.SM-12445, CCAA-12445, PWD-729), Pay Scale : Level-01 of 7th CPC Pay Matrix with initial pay of Rs.18000/-, Age (as on 01/07/2018) : 18 – 31 Years

  1. Helper in various trade
  2. Hospital Attendant
  3. Assistant Pointsman
  4. Gateman
  5. Portar / Hamal / Sweeper cum Porter
  6. Track Maintenance Grade-IV 

Age Limit: Candidates age should be 18 to 31 years reckoned as on 01-07-2018. Age relaxation is applicable upto 05 years for SC/ ST, 03 years for OBC and 10 years for PwD candidates admissible as per rules.
Educational Qualification: Candidates should be passed 10th pass plus National Apprenticeship Certificate (NAC) granted by NCVT/ 10th pass plus ITI from institutions recognized by NCVT/ SCVT or 10th pass/ ITI from institutions recognized by NCVT/ SCVT (or) equivalent/ National Apprenticeship Certificate (NAC) granted by NCVT.
Selection Process: Candidates will be selected based on Computer Based Test (CBT) & Physical Efficiency Test (PET).

Application Fee

Rs. 500/- (Rs. 250/- for SC/ST/Ex-SM/PWD/Female/ Transgender/ Minorities/ Economically backward classes to be paid online OR by payment challan at SBI / Post Offices.

How to Apply? 

Apply online at any RRB websites from 10/02/2018 to 12/03/2018 only.




Amit said…
Very useful information.looks great. please visit
Thank you

Popular posts from this blog

kurukshetra university syllabus engg 3rd ,4th sem

B.Tech 3rd Semester MATH-201 E MATHEMATICS - III L T P Theory : 100 Marks 3 1 - Sessional : 50 Marks Total : 150 Marks Duration of Exam : 3 Hrs. UNIT – I Fourier Series : Euler’s Formulae, Conditions for Fourier expansions, Fourier expansion of functions having points of discontinuity, change of interval, Odd & even functions, Half-range series. Fourier Transforms : Fourier integrals, Fourier transforms, Fourier cosine and sine transforms. Properties of Fourier transforms, Convolution theorem, Perseval’s identity, Relation between Fourier and Laplace transforms, Fourier transforms of the derivatives of a function, Application to boundary value problems. UNIT-II Functions of a Complex Variables : Functions of a complex variable, Exponential function, Trigonometric, Hyperbolic and Logarithmic functions, limit and continuity of a function, Differentiability and analyticity. Cauchy-Riemann equations, Necessary and sufficient conditions for a function to be analytic, Polar form of the …

kurukshetra university syllabus engg ist sem ,2nd sem

MATHEMATICS-I (COMMON FOR ALL BRANCHES) L T P Theory: 100 Marks 4 1 - Sessional: 50 Marks Total: 150 Marks During of exam : 3 Hrs. UNIT-I Applications of Differentiation : Taylor’s & Maclaurin’s series, Expansion by use of known series, Expansion by forming a differential equation, Asymptotes, Curvature, Radius of Curvature for Cartesian, Parametric & polar curves, Centre of curvature & chord of curvature, Tracing of Cartesian & polar curves (standard curves). UNIT – II Partial Differentiation & its Applications : Functions of two or more variables Partial derivatives, Total differential and differentiability, Derivatives of composite and implicit functions, change of variables. Homogeneous functions, Euler’s theorem, Jacobian, Taylor’s & Maclaurin’s series for functions of two variables (without proof), Errors and approximations, Maxima-minima of functions of two variables, Lagrange’s method of undetermined multipliers, Differentiation under the integral sign.…


B.TECH VIIth SEMESTER VLSI DESIGN (ECE-401E) L T P Theory : 100 3 2 - Sessional : 50 Time : 3Hrs UNIT 1 : NMOS & CMOS Fabrication Process Sequence, Basic electrical properties of NMOs & CMOS inverters, MOS Design Process : Stick Diagram & Design rules. UNIT 2 : Delay in MOS Circuits, Scaling of MOS Circuits, Some design examples, inverter, NAND gates, Multiplexer, Logic Function Block. Introduction to physical design of IC’s Layout rules & circuit abstractor, Cell generation, Layout environments, Layout methodologies, Packaging, Computational Complexity, Algorithmic Paradigms. UNIT 3: Placement : Partitioning, Floor planning, Placement. Routing : Fundamentals, Global Routing, Detailed Routing, Routing in FPGA’s. UNIT-4: Performance issues in Circuit Layout : Delay models, Timing Driven placement,TimingDrivenRouting,Via Minimization, Power Minimization, other issues. NOTE: The question paper shall have eight questions in all organized into four sections, each section ha…