Skip to main content

Navy recruitment 2017 batch


Applications are invited from unmarried Male Candidates for Enrollment as Sailors for Artificer Apprentice (AA) - 142nd Batch. Course Commencing  August 2017.

Age : 


Candidates to be born between 01 Aug 1997 to 31 Jul 2000 (both dates inclusive)   

Educational Qualifications : 


60% % or more marks in aggregate in 10+2/equivalent examination with compulsory subjects Physics and Mathematics : optional subjects Chemistry/ Biology/ Computer Science.

Pay : 


The Artifice Apprentices Basic Pay Band is Rs.5200-20200, Grade Pay @Rs.2000/- plus MSP @Rs. 2000/- plus ‘X’ Group Pay @Rs.1400/-

Selection Criteria : 


Selection of recruits is based on the order of merit on their performance in Written test, Physical Fitness Test (PFT) and fitness in the Medical Examinations.

How to Apply


Apply Online at Navy Website from 05/12/2016 to 19/12/2016 only.   Take print out of the system generated application forms and send to the following address on or before 26/12/2016 (02/01/2017 from far-flung areas):

POST BOX No.476, GOL DAK KHANA, G.P.O., NEW DELHI-110001

APPLY ONLINE 


BEST BLOG BY UNIQUE GROUP FOR SARKARI NAUKRI,www.uniqueinstitutes.org ,shailesh pathak

Comments

Popular posts from this blog

kurukshetra university syllabus engg 3rd ,4th sem

B.Tech 3rd Semester MATH-201 E MATHEMATICS - III L T P Theory : 100 Marks 3 1 - Sessional : 50 Marks Total : 150 Marks Duration of Exam : 3 Hrs. UNIT – I Fourier Series : Euler’s Formulae, Conditions for Fourier expansions, Fourier expansion of functions having points of discontinuity, change of interval, Odd & even functions, Half-range series. Fourier Transforms : Fourier integrals, Fourier transforms, Fourier cosine and sine transforms. Properties of Fourier transforms, Convolution theorem, Perseval’s identity, Relation between Fourier and Laplace transforms, Fourier transforms of the derivatives of a function, Application to boundary value problems. UNIT-II Functions of a Complex Variables : Functions of a complex variable, Exponential function, Trigonometric, Hyperbolic and Logarithmic functions, limit and continuity of a function, Differentiability and analyticity. Cauchy-Riemann equations, Necessary and sufficient conditions for a function to be analytic, Polar form of the …

kurukshetra university syllabus engg ist sem ,2nd sem

MATHEMATICS-I (COMMON FOR ALL BRANCHES) L T P Theory: 100 Marks 4 1 - Sessional: 50 Marks Total: 150 Marks During of exam : 3 Hrs. UNIT-I Applications of Differentiation : Taylor’s & Maclaurin’s series, Expansion by use of known series, Expansion by forming a differential equation, Asymptotes, Curvature, Radius of Curvature for Cartesian, Parametric & polar curves, Centre of curvature & chord of curvature, Tracing of Cartesian & polar curves (standard curves). UNIT – II Partial Differentiation & its Applications : Functions of two or more variables Partial derivatives, Total differential and differentiability, Derivatives of composite and implicit functions, change of variables. Homogeneous functions, Euler’s theorem, Jacobian, Taylor’s & Maclaurin’s series for functions of two variables (without proof), Errors and approximations, Maxima-minima of functions of two variables, Lagrange’s method of undetermined multipliers, Differentiation under the integral sign.…

syllabus of kUK ENGG ELECTRONICS 7TH ,8TH

B.TECH VIIth SEMESTER VLSI DESIGN (ECE-401E) L T P Theory : 100 3 2 - Sessional : 50 Time : 3Hrs UNIT 1 : NMOS & CMOS Fabrication Process Sequence, Basic electrical properties of NMOs & CMOS inverters, MOS Design Process : Stick Diagram & Design rules. UNIT 2 : Delay in MOS Circuits, Scaling of MOS Circuits, Some design examples, inverter, NAND gates, Multiplexer, Logic Function Block. Introduction to physical design of IC’s Layout rules & circuit abstractor, Cell generation, Layout environments, Layout methodologies, Packaging, Computational Complexity, Algorithmic Paradigms. UNIT 3: Placement : Partitioning, Floor planning, Placement. Routing : Fundamentals, Global Routing, Detailed Routing, Routing in FPGA’s. UNIT-4: Performance issues in Circuit Layout : Delay models, Timing Driven placement,TimingDrivenRouting,Via Minimization, Power Minimization, other issues. NOTE: The question paper shall have eight questions in all organized into four sections, each section ha…