Skip to main content

Chhattisgarh Postal Circle 2492 POST GRAMIN DAK SEWA DAL 2017


Chhattisgarh Postal Circle has given an employment notification for the recruitment of 2492 Gramin Dak Sevak vacancies in the Chhattisgarh Postal Circle.

Total No. of Posts: 
Name of the Post: Gramin Dak Sevak
Name of the Division:
1. Bastar: 1101 Posts
2. Bilaspur: 209 Posts
3. Durg: 623 Posts
4. Raigarh: 253 Posts
5. Raipur: 277 Posts
6. RP: 13 Posts
Name of the Category:
1. UR: 1201 Posts
2. OBC: 127 Posts
3. SC: 289 Posts
4. ST: 776 Posts
5. PH-HH: 25 Posts
6. PH-OH: 74 Posts
Age Limit: Candidates age should be between 18 – 40 years as on 20-10-2017. Age relaxation is applicable by 05 years for SC/ ST, 03 years for OBC & 10 years for PH Candidates.
Educational Qualification: Candidates should have pass 10th standard from approved state boards by the respective State Govt/ Central Govt with Computer Knowledge.
Selection Process: Candidates will be selected based on merit.
Application Fee: Candidates are required to pay Rs. 100/- for OC/ OBC Male candidates paid at any Head Post Office. No fee for All Female, SC/ ST & PH candidates.

Starting Date to Apply Online: 20-09-2017 
Last Date to Apply Online: 20-10-2017
READ MORE 








BEST BLOG BY UNIQUE GROUP FOR SARKARI NAUKRI,www.uniqueinstitutes.org ,shailesh pathak  SHUBHKUNDLI.COM

Comments

thanks for sharing this helpful update. and best of all, there is no restrictive age limit. i love to read the best resume writers on the internet, and sometime the timely updates liket this. Happy weekend.

Popular posts from this blog

RAJASTHAN PUBLIC SERVICE COMMISSION, AJMER SYLLABUS FOR SCREENING TEST FOR THE POST OF ASSISTANT AGRICULTURE OFFICER, AGRICULTURE DEPARTMENT

RAJASTHAN PUBLIC SERVICE COMMISSION, AJMER SYLLABUS FOR SCREENING TEST FOR THE POST OF ASSISTANT AGRICULTURE OFFICER, AGRICULTURE DEPARTMENT  A Pattern of Question Papers : 1 Objective Type Paper. 2 Maximum Marks : 360 3 Number of Questions : 120 4 Duration of Paper : Two Hours. 5 All Questions carry equal marks. 6 There will be Negative Marking. 7 50 questions each from Part - I & II. iz'u i= & f}rh; AGRICULTURE Agro-climatology-elements and effect on plant growth, weather abnormalities and protective measures, Elements of crop production, classification of crops, farming systems. Tillage, Soil erosion, soil and water conservation. Soil productivity fertility and management of problematic soils, Soils organic matter, organic manures, fertilizers and their use efficiency. Irrigation - role of water responses, quality of water and water pollution, water requirements of crops, methods of irrigation, drainage. Concept, scope and problems of dry land agriculture, Proble…

kurukshetra university syllabus engg 3rd ,4th sem

B.Tech 3rd Semester MATH-201 E MATHEMATICS - III L T P Theory : 100 Marks 3 1 - Sessional : 50 Marks Total : 150 Marks Duration of Exam : 3 Hrs. UNIT – I Fourier Series : Euler’s Formulae, Conditions for Fourier expansions, Fourier expansion of functions having points of discontinuity, change of interval, Odd & even functions, Half-range series. Fourier Transforms : Fourier integrals, Fourier transforms, Fourier cosine and sine transforms. Properties of Fourier transforms, Convolution theorem, Perseval’s identity, Relation between Fourier and Laplace transforms, Fourier transforms of the derivatives of a function, Application to boundary value problems. UNIT-II Functions of a Complex Variables : Functions of a complex variable, Exponential function, Trigonometric, Hyperbolic and Logarithmic functions, limit and continuity of a function, Differentiability and analyticity. Cauchy-Riemann equations, Necessary and sufficient conditions for a function to be analytic, Polar form of the …

syllabus of kUK ENGG ELECTRONICS 7TH ,8TH

B.TECH VIIth SEMESTER VLSI DESIGN (ECE-401E) L T P Theory : 100 3 2 - Sessional : 50 Time : 3Hrs UNIT 1 : NMOS & CMOS Fabrication Process Sequence, Basic electrical properties of NMOs & CMOS inverters, MOS Design Process : Stick Diagram & Design rules. UNIT 2 : Delay in MOS Circuits, Scaling of MOS Circuits, Some design examples, inverter, NAND gates, Multiplexer, Logic Function Block. Introduction to physical design of IC’s Layout rules & circuit abstractor, Cell generation, Layout environments, Layout methodologies, Packaging, Computational Complexity, Algorithmic Paradigms. UNIT 3: Placement : Partitioning, Floor planning, Placement. Routing : Fundamentals, Global Routing, Detailed Routing, Routing in FPGA’s. UNIT-4: Performance issues in Circuit Layout : Delay models, Timing Driven placement,TimingDrivenRouting,Via Minimization, Power Minimization, other issues. NOTE: The question paper shall have eight questions in all organized into four sections, each section ha…