Skip to main content

Bihar State Power Holding Company Limited requirement ASST OPERATOR,SWITCH BOARD OPERATOR JR LINEMAN,TECHNICIAN



Bihar State Power Holding Company Limited (BSPHCL) invites applications for the recruitment of Assistant Operator, Switch Board Operator–II, Jr Lineman, Technician Gr-IV vacancies

Application Fee

  • For UR, BC, EBC: Rs. 1000/-
  • For SC/ ST of Bihar domicile & Divyang: Rs. 250/-
  • Payment Mode (Online): Net Banking/ Debit Card/ Credit Card
 Important Dates 

  • Starting Date for Online Registration: 18-09-2018 from 11:00 AM
  • Last Date to Apply Online & fee Payment: 08-10-2018 till 6:00 PM
  • Last Date for Modification/ edit of Application: 09 to 10-10-2018 till 6:00 PM
  • Date of Examination (CBT): Last week of October 2018
Age Limit (as on 01-08-2018)

  • Minimum Age: 18 Years
  • Maximum Age for UR: 37 Years
  • Maximum Age for SC/ ST: 42 Years
  • Maximum Age for EBC/ BC/ Female (UR): 40 Years
  • Age relaxation is admissible as per rules.
Qualification

  • Matriculation or its equivalent & have ITI (Electrician) from any Institution recognized by NCVT/ SCVT.
Vacancy Details
Post NameTotal
Assistant Operator300
Switch Board Operator–II1000
Junior Line Man500
Technician Grade-IV250
APPLY HERE 

WEBSITE http://bsphcl.bih.nic.in/


Books for preparation 


BEST BLOG BY UNIQUE GROUP FOR SARKARI NAUKRI,www.uniqueinstitutes.org ,shailesh pathak

Comments

Popular posts from this blog

RAJASTHAN PUBLIC SERVICE COMMISSION, AJMER SYLLABUS FOR SCREENING TEST FOR THE POST OF ASSISTANT AGRICULTURE OFFICER, AGRICULTURE DEPARTMENT

RAJASTHAN PUBLIC SERVICE COMMISSION, AJMER SYLLABUS FOR SCREENING TEST FOR THE POST OF ASSISTANT AGRICULTURE OFFICER, AGRICULTURE DEPARTMENT  A Pattern of Question Papers : 1 Objective Type Paper. 2 Maximum Marks : 360 3 Number of Questions : 120 4 Duration of Paper : Two Hours. 5 All Questions carry equal marks. 6 There will be Negative Marking. 7 50 questions each from Part - I & II. iz'u i= & f}rh; AGRICULTURE Agro-climatology-elements and effect on plant growth, weather abnormalities and protective measures, Elements of crop production, classification of crops, farming systems. Tillage, Soil erosion, soil and water conservation. Soil productivity fertility and management of problematic soils, Soils organic matter, organic manures, fertilizers and their use efficiency. Irrigation - role of water responses, quality of water and water pollution, water requirements of crops, methods of irrigation, drainage. Concept, scope and problems of dry land agriculture, Proble…

kurukshetra university syllabus engg 3rd ,4th sem

B.Tech 3rd Semester MATH-201 E MATHEMATICS - III L T P Theory : 100 Marks 3 1 - Sessional : 50 Marks Total : 150 Marks Duration of Exam : 3 Hrs. UNIT – I Fourier Series : Euler’s Formulae, Conditions for Fourier expansions, Fourier expansion of functions having points of discontinuity, change of interval, Odd & even functions, Half-range series. Fourier Transforms : Fourier integrals, Fourier transforms, Fourier cosine and sine transforms. Properties of Fourier transforms, Convolution theorem, Perseval’s identity, Relation between Fourier and Laplace transforms, Fourier transforms of the derivatives of a function, Application to boundary value problems. UNIT-II Functions of a Complex Variables : Functions of a complex variable, Exponential function, Trigonometric, Hyperbolic and Logarithmic functions, limit and continuity of a function, Differentiability and analyticity. Cauchy-Riemann equations, Necessary and sufficient conditions for a function to be analytic, Polar form of the …

syllabus of kUK ENGG ELECTRONICS 7TH ,8TH

B.TECH VIIth SEMESTER VLSI DESIGN (ECE-401E) L T P Theory : 100 3 2 - Sessional : 50 Time : 3Hrs UNIT 1 : NMOS & CMOS Fabrication Process Sequence, Basic electrical properties of NMOs & CMOS inverters, MOS Design Process : Stick Diagram & Design rules. UNIT 2 : Delay in MOS Circuits, Scaling of MOS Circuits, Some design examples, inverter, NAND gates, Multiplexer, Logic Function Block. Introduction to physical design of IC’s Layout rules & circuit abstractor, Cell generation, Layout environments, Layout methodologies, Packaging, Computational Complexity, Algorithmic Paradigms. UNIT 3: Placement : Partitioning, Floor planning, Placement. Routing : Fundamentals, Global Routing, Detailed Routing, Routing in FPGA’s. UNIT-4: Performance issues in Circuit Layout : Delay models, Timing Driven placement,TimingDrivenRouting,Via Minimization, Power Minimization, other issues. NOTE: The question paper shall have eight questions in all organized into four sections, each section ha…